Power Optimized Counter Based Clock Design Using Pass Transistor Technique

نویسنده

  • Anand Kumar
چکیده

This paper proposes a advanced method of extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for providing low supply voltage and low power consumption. The counting logic and the mode selection control can be desingned by the help of single transistor using wired OR method. The proposed method mainly focus on for saving power consumption and it reduces the critical path between the E-TSPC flip flops (FFs) for improving the operating frequency of the counter. E-TSPC will reduce the design time, Layout area, in power-delayproduct and increase the operation speed can be achieved by the proposed design and expected 1.0 to 2.0% of power reduction. The E-TSPC Prescaler is implemented in low-power high-resolution frequency dividers for wireless local area network applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Delay Balancing Ofwave Pipelined Multiplier Counter Trees Using Pass Transistor Multiplexers

Wave pipelining is an attractive technique used in high-speed digital circuits to speed-up pipeline clock-rate by eliminating the synchronizing elements between pipeline stages. Wave-pipelining has been successfully applied to the design of CMOS multipliers [1, 2, 11, 10, 12] which have demonstrated speed-ups of clock-rate 4 to 7 times over their nonpipelined design. In order to achieve high cl...

متن کامل

Low Power Combinational and Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic (ACPL)

This paper presents low-power characteristics of adiabatic complementary pass-transistor logic (ACPL) using four-phase AC power supply. Adiabatic CPL circuits consist of pure NMOS transistors, use CPL blocks for evaluation and bootstrapped NMOS switches to eliminate non-adiabatic loss of output loads. In this paper, combinational circuit (4-bit ripple carry adder) and sequential circuit (4-bit ...

متن کامل

Self Controllable Pass Transistor Low Power Pulsed Flip-Flop

In this paper, a novel low power pulsed flip-flop (PFF) using self-controllable pass transistor logic is presented. The pulse generation logic comprising of two transistor AND gate is used in the critical path of the design for improved speed and reduced complexity. In the D to Q path inverter is removed and the transistor is replaced with pass transistor logic. The pass transistor is driven by...

متن کامل

E-tspc and Pass Transistor Based Divide by 2/3 Counter

An extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for low supply voltage and low power consumption applications is presented. By using a wired OR scheme; only one transistor is needed to implement both the counting logic and the mode selection control. This can improve the working frequency of the counter due to a reduced critical path between the E-TSPC flip flops...

متن کامل

Bit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)

Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three diffe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013